O.P.Code: 19EC0401

suitable figure.

R19

H.T.No.

SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS)

B.Tech I Year II Semester Supplementary Examinations May/June-2024 SWITCHING THEORY AND LOGIC DESIGN

(Electronics and Communication Engineering) Time: 3 Hours Max. Marks: 60 (Answer all Five Units $5 \times 12 = 60$ Marks) UNIT-I 1 Simplify the following Boolean expression: CO₁ **L4** 12M i) F = (A+B)(A'+C)(B+C). ii)F = A+B+C'+D(E+F)OR a State Duality theorem. List Boolean laws and their Duals. CO₁ L1 **6M** b Simplify the following Boolean functions to minimum number of CO1 **L4 6M** literals: i) F = ABC + ABC' + A'Bii) F = (A+B)' (A'+B')UNIT-II 3 Minimize the following Boolean function using K-Map CO₂ L₂ 12M $F(A, B, C, D) = \Sigma m(0, 2, 4, 6, 8, 10, 12, 14).$ Realize it using NAND Gates. OR Simplify the following Boolean function using Tabulation method 4 CO₂ **L4** 12M $Y(A,B,C,D) = \Sigma(1,3,5,8,9,11,15)$ UNIT-III a Design & implement BCD to Excess-3 code converter CO₃ **L6 6M** b Design 32:1 Mux using two 16:1 Muxs and one 2:1 Mux. CO₃ L₆ **6M** OR Explain Carry Look Ahead Adder circuit with the help of logic diagram. 6 CO₃ L112M UNIT-IV a Draw the logic symbol, characteristics table and derive characteristics CO₄ L2 **6M** equation of JK flip flop. b Design T Flip Flop by using JK Flip Flop and draw the timing diagram. **CO4 L6 6M** a Convert S-R flip flop into JK-flip flop. Draw and explain the logic CO₄ **L5** 6**M** diagram. b A clocked sequential circuit with single input x and single output z CO4 **L4 6M** produces an output z=1 whenever the input x compares the sequence 1011 and overlapping is allowed. Obtain the state diagram, state table and design the circuit with D flip-flops. UNIT-V Explain the minimization procedure for determining the set of CO5 9 L1 12M equivalent state of a specified machine M. OR Give the logic implementation of a 32x4 bit ROM using a decoder of a 10 CO₅ **L6** 12M

*** END ***

. W. .